

±30V, 29A & -25A, 16mΩ & 21mΩ N And P-channel Power Trench MOSFET

JMTQ240C03D

Features


- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{DS} Tested
- Halogen-free; RoHS-compliant
- Pb-free plating

Applications


- Load Switch
- PWM Application
- Power Management

Product Summary


Parameters	N	P	Unit
V_{DSS}	30	-30	V
$V_{GS(th_Typ)}$	1.7	-1.7	V
$I_D(@V_{GS}=10V)$	29	-25	A
$R_{DS(ON_Typ)}(@V_{GS}=10V)$	16	21	mΩ
$R_{DS(ON_Typ)}(@V_{GS}=4.5V)$	21	29	mΩ



PDFN3x3-8L-D



Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMTQ240C03D	Q240C03D	1	Tape&Reel	PDFN3x3-8L-D	5000	50000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value-N	Value-P	Unit
V_{DS}	Drain-to-Source Voltage	30	-30	V
V_{GS}	Gate-to-Source Voltage	± 20		V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	29	A
		$T_C = 100^\circ\text{C}$	19	
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4		A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	12	21	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	31	W
		$T_C = 100^\circ\text{C}$	13	
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150		$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max		Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	75	73	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	4.0	4.8	

**Electrical Characteristics-N**($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 30V, V _{GS} = 0V	-	-	1.0	μA
I _{GSS}	Gate-Body Leakage Current	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.7	2.2	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	V _{GS} = 10V, I _D = 5A	-	16	21	mΩ
		V _{GS} = 4.5V, I _D = 3A	-	21	30	mΩ
Dynamic Characteristics						
R _g	Gate Resistance	f = 1MHz	-	1.9	-	Ω
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz	344	481	722	pF
C _{oss}	Output Capacitance		49	69	104	pF
C _{rss}	Reverse Transfer Capacitance		38	53	106	pF
Q _g	Total Gate Charge	V _{GS} = 0 to 10V V _{DS} = 15V, I _D = 3A	-	10	-	nC
Q _{gs}	Gate Source Charge		-	1.8	-	nC
Q _{gd}	Gate Drain("Miller") Charge		-	1.7	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime	V _{GS} = 10V, V _{DD} = 15V I _D = 3A, R _{GEN} = 2.7Ω	-	4.1	-	ns
t _r	Turn-On Rise Time		-	5.9	-	ns
t _{d(off)}	Turn-Off DelayTime		-	12	-	ns
t _f	Turn-Off Fall Time		-	3.5	-	ns
Body Diode Characteristics						
I _S	Maximum Continuous Body Diode Forward Current		-	-	29	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	117	A
V _{SD}	Body Diode Forward Voltage	V _{GS} = 0V, I _S = 5A	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 3A, di/dt = 100A/us	-	7.6	-	ns
Qrr	Body Diode Reverse Recovery Charge		-	2.4	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 15\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 25\Omega$, $L = 0.5\text{mH}$, $I_{AS} = 7\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on a 1inch^2 pad of 2oz copper FR4 PCB.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.



Electrical Characteristics-P ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = -250μA, V _{GS} = 0V	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -30V, V _{GS} = 0V	-	-	-1.0	μA
I _{GSS}	Gate-Body Leakage Current	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250μA	-1.2	-1.7	-2.2	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁵⁾	V _{GS} = -10V, I _D = -7A	-	21	27	mΩ
		V _{GS} = -4.5V, I _D = -4A	-	29	38	mΩ
Dynamic Characteristics						
R _g	Gate Resistance	f = 1MHz	-	11	-	Ω
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz	614	859	1289	pF
C _{oss}	Output Capacitance		78	109	163	pF
C _{rss}	Reverse Transfer Capacitance		60	84	168	pF
Q _g	Total Gate Charge	V _{GS} = 0 to -10V V _{DS} = -15V, I _D = -3A	12	16	24	nC
Q _{gs}	Gate Source Charge		-	2.8	-	nC
Q _{gd}	Gate Drain("Miller") Charge		-	2.6	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime	V _{GS} = -10V, V _{DD} = -15V I _D = -3A, R _{GEN} = 2.7Ω	-	3.8	-	ns
t _r	Turn-On Rise Time		-	1.9	-	ns
t _{d(off)}	Turn-Off DelayTime		-	38	-	ns
t _f	Turn-Off Fall Time		-	22	-	ns
Body Diode Characteristics						
I _S	Maximum Continuous Body Diode Forward Current		-	-	-25	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	-100	A
V _{SD}	Body Diode Forward Voltage	V _{GS} = 0V, I _S = -7A	-		-1.2	V
trr	Body Diode Reverse Recovery Time	I _F = -3A, di/dt = -100A/us	-	10	-	ns
Qrr	Body Diode Reverse Recovery Charge		-	3.4	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = -15\text{V}$, $V_{GS} = -10\text{V}$, $R_G = 25\Omega$, $L = 0.5\text{mH}$, $I_{AS} = -9.1\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on a minimum recommended pad of 2oz copper FR4 PCB.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.

Typical Performance Characteristics-N

Figure 1: Power De-rating




Figure 2: Current De-rating




Figure 3: Normalized Maximum Transient Thermal Impedance











Figure 4: Peak Current Capacity



Typical Performance Characteristics-N

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


Typical Performance Characteristics-N

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}









Figure 15: Maximum Safe Operating Area



Typical Performance Characteristics-P

Figure 1: Power De-rating

Figure 2: Current De-rating

Figure 3: Normalized Maximum Transient Thermal Impedance

Figure 4: Peak Current Capacity


Typical Performance Characteristics-P

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics



Typical Performance Characteristics-P

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}





Figure 15: Maximum Safe Operating Area



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit & Waveform




Figure 4: Diode Recovery Test Circuit & Waveform

Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit & Waveform





Figure 4: Diode Recovery Test Circuit & Waveform




Package Mechanical Data(PDFN3X3-8L-D)

Package Outline



SYMBOLS	DIMENSION IN MM			DIMENSION IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.700	0.750	0.800	0.028	0.030	0.031
A1	---	---	0.050	----	----	0.002
A3	0.144	0.152	0.202	0.006	0.006	0.008
b	0.250	0.300	0.350	0.010	0.012	0.014
e	0.65 BSC			0.026 BSC		
D	2.950	3.050	3.150	0.116	0.120	0.124
E	2.950	3.050	3.150	0.116	0.120	0.124
D1	---	---	0.125	----	----	0.005
E1	3.200	3.300	3.400	0.126	0.130	0.134
D2	0.970	1.070	1.170	0.038	0.042	0.046
E2	1.700	1.800	1.900	0.067	0.071	0.075
E3	0.150	0.200	0.250	0.006	0.008	0.010
L	0.300	0.400	0.500	0.012	0.016	0.020
L1	0.075	0.125	0.175	0.003	0.005	0.007

Recommended Soldering Footprint



DIMENSIONS: MILLIMETERS

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

