



PE642DT

Dual N-Channel Enhancement Mode MOSFET

PRODUCT SUMMARY

	$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
Q2	30V	9mΩ @ $V_{GS} = 10V$	34A
Q1	30V	10.5mΩ @ $V_{GS} = 10V$	31A



PDFN 3X3S

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	Q2	Q1	UNITS
Drain-Source Voltage		V_{DS}	30	30	V
Gate-Source Voltage		V_{GS}	±20	±20	
Continuous Drain Current ³	$T_C = 25\text{ }^{\circ}\text{C}$	I_D	34	31	A
	$T_C = 100\text{ }^{\circ}\text{C}$		22	20	
Pulsed Drain Current ¹		I_{DM}	48	46	
Continuous Drain Current ³	$T_A = 25\text{ }^{\circ}\text{C}$	I_D	11	9.7	
	$T_A = 70\text{ }^{\circ}\text{C}$		8.8	7.7	
Avalanche Current		I_{AS}	21	18.3	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	22	16.7	mJ
Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$	P_D	20	19	W
	$T_C = 100\text{ }^{\circ}\text{C}$		8	7.6	
Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	P_D	2	1.7	
	$T_A = 70\text{ }^{\circ}\text{C}$		1.2	1.1	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150		$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL		TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$	Q2		62	$^{\circ}\text{C} / \text{W}$
	$R_{\theta JA}$	Q1		70	
Junction-to-case	$R_{\theta JC}$	Q2		6.2	
	$R_{\theta JC}$	Q1		6.5	

¹Pulse width limited by maximum junction temperature $T_{J(MAX)} = 150^{\circ}\text{C}$.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}\text{C}$. The value in any given application depends on the user's specific board design.

³Package limitation current is Q2=14A , Q1=9.5A.

PE642DT

Dual N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL		TEST CONDITIONS	LIMITS			UNITS
				MIN	TYP	MAX	
STATIC							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$		$V_{GS} = 0V, I_D = 250\mu A$	Q2	30		V
				Q1	30		
Gate Threshold Voltage	$V_{GS(th)}$		$V_{DS} = V_{GS}, I_D = 250\mu A$	Q2	1.3	1.75	2.3
				Q1	1.3	1.75	2.3
Gate-Body Leakage	I_{GSS}		$V_{DS} = 0V, V_{GS} = \pm 20V$	Q2			± 100
				Q1			± 100
Zero Gate Voltage Drain Current	I_{DSS}		$V_{DS} = 24V, V_{GS} = 0V$	Q2			1
				Q1			1
			$V_{DS} = 20V, V_{GS} = 0V, T_J = 55\text{ }^{\circ}C$	Q2			10
				Q1			10
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$		$V_{GS} = 4.5V, I_D = 10A$	Q2		8	12
			$V_{GS} = 4.5V, I_D = 9A$	Q1		13	15.5
			$V_{GS} = 10V, I_D = 10A$	Q2		6.3	9
			$V_{GS} = 10V, I_D = 9.5A$	Q1		8.6	10.5
Forward Transconductance ¹	g_{fs}		$V_{DS} = 5V, I_D = 10A$	Q2		43	
			$V_{DS} = 5V, I_D = 9.5A$	Q1		45	
DYNAMIC							
Input Capacitance	C_{iss}		$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$	Q2		782	
				Q1		616	
Output Capacitance	C_{oss}			Q2		139	
				Q1		120	
Reverse Transfer Capacitance	C_{rss}			Q2		76	
				Q1		83	
Gate Resistance	R_g		$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$	Q2		2.3	3.5
				Q1		2.7	4
Total Gate Charge ²	Q_g	$V_{GS} = 10V$	Q2 $V_{DS} = 15V, V_{GS} = 10V, I_D = 10A$ Q1 $V_{DS} = 15V, V_{GS} = 10V, I_D = 9.5A$	Q2		18	
				Q1		14	
		$V_{GS} = 4.5V$		Q2		9.6	
				Q1		7.6	
Gate-Source Charge ²	Q_{gs}			Q2		2.2	
				Q1		2.1	
Gate-Drain Charge ²	Q_{gd}			Q2		5.2	
				Q1		4	

PE642DT

Dual N-Channel Enhancement Mode MOSFET

Turn-On Delay Time ²	t _{d(on)}	Q2 V _{DS} = 15V , I _D ≅ 10A, V _{GS} = 10V, R _{GEN} =6Ω Q1 V _{DS} = 15V , I _D ≅ 9.5A, V _{GS} = 10V,R _{GEN} =6Ω	Q2		27		nS
Rise Time ²	t _r		Q1		18		
			Q2		24		
Turn-Off Delay Time ²	t _{d(off)}		Q1		24		
			Q2		47		
Fall Time ²	t _f		Q1		44		
			Q2		25		
			Q1		23		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _J = 25 °C)							
Continuous Current ³	I _S		Q2			16	A
			Q1			17	
Forward Voltage ¹	V _{SD}	I _F = 10A, V _{GS} = 0V	Q2			1.2	V
		I _F = 9.5A, V _{GS} = 0V	Q1			1.1	
Reverse Recovery Time	t _{rr}	Q2 I _F = 10A, dI _F /dt = 100A /μS	Q2		10.5		nS
			Q1		9.3		
Reverse Recovery Charge	Q _{rr}	Q1 I _F = 9.5A, dI _F /dt = 100A /μS	Q2		2.8		nC
			Q1		2.2		

¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Package limitation current is Q2=14A , Q1=9.5A.

PE642DT


Dual N-Channel Enhancement Mode MOSFET

TYPICAL PERFORMANCE CHARACTERISTICS Q2


Output Characteristics




Transfer Characteristics




Gate charge Characteristics




Capacitance Characteristic



On-Resistance VS Gate-To-Source




On-Resistance VS Drain Current




PE642DT

Dual N-Channel Enhancement Mode MOSFET


On-Resistance VS Temperature




Source-Drain Diode Forward Voltage




Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve




PE642DT


Dual N-Channel Enhancement Mode MOSFET

Q1


Output Characteristics




Transfer Characteristics




Gate charge Characteristics




Capacitance Characteristic



On-Resistance VS Gate-To-Source




On-Resistance VS Drain Current




PE642DT

Dual N-Channel Enhancement Mode MOSFET


On-Resistance VS Temperature




Source-Drain Diode Forward Voltage




Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve



PE642DT

Dual N-Channel Enhancement Mode MOSFET

Package Dimension

PDFN 3x3S(上下 Dual) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	2.9	3	3.1	I		0.25	
B	2.9	3	3.1	J	0.94	0.99	1.04
C	0.8	0.85	0.9	K	0.47	0.52	0.57
D	0.195	0.203	0.211	L	0.35	0.4	0.45
E	0		0.05				
F		0.65					
G	0.27	0.32	0.37				
H		1.86					

