



# **Intel® 500 Series Chipset Family Platform Controller Hub (PCH)**

**Specification Update**

---

***Revision 011***

***June 2023***



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm).

© Intel Corporation. Intel the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries. Other names and brands may be claimed as the property of others.

# Contents

---

1	Preface.....	6
	1.1 Affected Documents.....	6
	1.2 Nomenclature .....	6
2	Identification Information .....	7
	2.1 Marking .....	7
3	Summary Tables of Changes .....	8
	3.1 Codes Used in Summary Table .....	8
	3.2 Errata Summary Table .....	9
	3.3 Specification Changes .....	10
	3.4 Specification Clarifications .....	10
4	Errata Details .....	12
5	Specification Changes.....	19
6	Specification Clarification .....	20

## Tables

Table 2-1. PCH Lines Component Identification.....	7
--	---



## Revision History

Document Number	Revision Number	Description	Revision Date
635220	011	<ul style="list-style-type: none"><li>• Added<ul style="list-style-type: none"><li>– Erratum 23 eSPI_CS1#, eSPI_CS2#, and eSPI_CS3# Floating Following Initial eSPI Reset Deassertion</li></ul></li></ul>	June 2023
635220	010	<ul style="list-style-type: none"><li>• Updated<ul style="list-style-type: none"><li>– Erratum 13 - USB Audio Offload Traffic with Full-Speed Device Behind Hub</li></ul></li><li>• Added<ul style="list-style-type: none"><li>– Erratum 20 - USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</li><li>– Erratum 21 - G3 Current Specification on VCCRTC Rail</li><li>– Erratum 22 - Timed GPIO Event May Have a Mismatched Time Stamp</li><li>– Specification Clarification 4 - VCCRTC Voltage Requirement for G3 and Non-G3 State</li></ul></li></ul>	July 2022
635220	009	<ul style="list-style-type: none"><li>• Updated<ul style="list-style-type: none"><li>– Stepping info in the Errata Summary table</li><li>– Mobile Intel® IOTG Embedded Chipset HM570E, RM590E and QM580E identification; PCH stepping info in Identification Information chapter</li></ul></li><li>• Added<ul style="list-style-type: none"><li>– Specification Clarification 2 - SX_EXIT_HOLDOFF# Not Functional with eSPI Enabled</li><li>– Specification Clarification 3 - SATA Controller Support for Automatic Partial to Slumber Transition (APST) Feature</li></ul></li></ul>	June 2022
635220	008	<ul style="list-style-type: none"><li>• Added<ul style="list-style-type: none"><li>– Erratum 17 - USB 2.0 Device Interrupt IN Endpoint Split Transaction Error</li><li>– Erratum 18 - Processor C-States with USB Full-speed or Low-speed Device Hotplug</li><li>– Erratum 19 - Leakage Current from VCCPRIM_1P8 Power Rail</li></ul></li></ul>	February 2022
635220	007	<ul style="list-style-type: none"><li>• Updated<ul style="list-style-type: none"><li>– C0 stepping info in Identification Information chapter</li><li>– C0 stepping info in Errata Summary table</li></ul></li></ul>	December 2021
635220	006	<ul style="list-style-type: none"><li>• Added<ul style="list-style-type: none"><li>– Server Intel® Chipset C256 and C252 identification</li></ul></li></ul>	November 2021

Document Number	Revision Number	Description	Revision Date
		<ul style="list-style-type: none"> <li>- Erratum 14 - SLP_A# Minimum Assertion Width Timer During G3 Exit</li> <li>- Erratum 15 - xHCI Truncated Packet Detection with DPPABORT OS Framing</li> <li>- Erratum 16 - xHCI Force Header Command Incorrect Return Code</li> <li>• Updated               <ul style="list-style-type: none"> <li>- Erratum13 - USB Audio Offload Traffic with Full-Speed Device Behind Hub</li> </ul> </li> </ul>	
635220	005	<ul style="list-style-type: none"> <li>• Added               <ul style="list-style-type: none"> <li>- Erratum12 - PCH and Processor Sync Error During C8 Entry</li> <li>- Erratum13 - USB Audio Offload Traffic with Full-Speed Device Behind Hub</li> </ul> </li> </ul>	September 2021
635220	004	<ul style="list-style-type: none"> <li>• Updated               <ul style="list-style-type: none"> <li>- 1 Specification Clarification</li> </ul> </li> </ul>	July 2021
635220	003	<ul style="list-style-type: none"> <li>• Added               <ul style="list-style-type: none"> <li>- <a href="#">Ring Oscillator Calibration</a></li> <li>- <a href="#">USB 3.2 Gen 1x2 Incorrect Retry Request</a></li> <li>- 1 Specification Clarification</li> </ul> </li> <li>• Updated               <ul style="list-style-type: none"> <li>- <a href="#">PCIe* Clock and PCIe Reference Clock to Processor Maximum Rising/Falling Edge Rate and V<sub>CROSS</sub></a></li> <li>- <a href="#">xHCI Force Header Command</a></li> </ul> </li> </ul>	July 2021
635220	002	<ul style="list-style-type: none"> <li>• Added Q570 and W580 in the Table 2-1.</li> </ul>	May 2021
635220	001	<ul style="list-style-type: none"> <li>• Initial Release</li> </ul>	March 2021





# 1 Preface

---

This document is an update to the specifications contained in the documents listed in the following [Affected Documents](#) table. This document is a compilation of device and document errata and specification clarifications and changes. It is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into the specification update and are no longer published in other documents. This document may also contain information that has not been previously published.

## 1.1 Affected Documents

Document Title	Document Number
Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Datasheet, Volume 1 of 2	<a href="#">635218</a>
Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Datasheet, Volume 2 of 2	<a href="#">636174</a>
Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Electrical and Thermal Specifications	<a href="#">619122</a>

## 1.2 Nomenclature

**Errata** are design defects or errors. Errata may cause the behavior of the PCH to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present in all devices.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.



## 2 Identification Information

### 2.1 Marking

**Table 2-1. PCH Lines Component Identification**

<b>PCH Stepping</b>	<b>Top Marking (S-Spec)</b>	<b>Notes</b>
B1	SRKM2	Desktop / Workstation Intel® Chipset H510
B1	SRKM5	Desktop / Workstation Intel® Chipset B560
B1	SRKM6	Desktop / Workstation Intel® Chipset H570
B1	SRKM3	Desktop / Workstation Intel® Chipset Z590
B1	SRKM4	Desktop / Workstation Intel® Chipset Q570
B1	SRKM7	Desktop / Workstation Intel® Chipset W580
B1	SRKM8	Server Intel® Chipset C256
B1	SRKM9	Server Intel® Chipset C252
B1	SRKMA	Mobile Intel® Chipset HM570
B1	SRKMB	Mobile Intel® Chipset WM590
B1	SRKMC	Mobile Intel® Chipset QM580
B1	SRKLS	Mobile Intel® IOTG Embedded Chipset HM570E
B1	SRKLR	Mobile Intel® IOTG Embedded Chipset RM590E
B1	SRKLT	Mobile Intel® IOTG Embedded Chipset QM580E





## 3 Summary Tables of Changes

---

The following tables indicate the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the product. Intel may fix some of the errata in a future stepping of the component and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations:

### 3.1 Codes Used in Summary Table

Stepping	Description
X	Erratum exists in the stepping indicated. Specification Change that applies to the stepping indicated.
(No mark) or (Blank Box)	This erratum is fixed or not applicable in listed stepping or Specification Change does not apply to listed stepping.

Status	Description
Doc	Document change or update that is implemented.
Planned Fix	This erratum may be fixed in a future stepping of the product.
Fixed	This erratum has been previously fixed in Intel® hardware, firmware, or software.
No Fix	There are no plans to fix this erratum.



## 3.2 Errata Summary Table

Erratum ID	PCH Stepping	Errata
	B1	
1	No Fix	Intel Trace Hub Pipe Line Empty
2	No Fix	SATA Enclosure Management LED Messaging
3	No Fix	eSPI SBLCL Register Bit Not Cleared by PLTRST#
4	No Fix	S0ix Entry When Connecting a USB-C* Power Adapter
5	No Fix	PCIe Clock and PCIe Reference Clock to Processor Maximum Rising/Falling Edge Rate and $V_{CROSS}$
6	No Fix	Integrated GbE Controller Reset on D3 Exit
7	No Fix	xHCI Link Protocol Field Value - USB 3.2 Gen 1x2 and 2x2
8	No Fix	USB VTIO Device Capabilities Field Length
9	No Fix	xHCI Force Header Command
10	Fixed	Ring Oscillator Calibration
11	No Fix	USB 3.2 Gen 1x2 Incorrect Retry Request
12	Fixed	PCH and Processor Sync Error During C8 Entry
13	No Fix	USB Audio Offload Traffic with Full-Speed Device Behind Hub
14	No Fix	SLP_A# Minimum Assertion Width Timer During G3 Exit
15	No Fix	xHCI Truncated Packet Detection with DPPABORT OS Framing
16	No Fix	xHCI Force Header Command Incorrect Return Code
17	Fixed	USB 2.0 Device Interrupt IN Endpoint Split Transaction Error



Erratum ID	PCH Stepping	Errata
	B1	
18	No Fix	Processor C-States with USB Full-speed or Low-speed Device Hotplug
19	No Fix	Leakage Current from VCCPRIM_1P8 Power Rail
20	No Fix	USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst
21	No Fix	G3 Current Specification on VCCRTC Rail
22	No Fix	Timed GPIO Event May Have a Mismatched Time Stamp
23	No Fix	eSPI_CS1#, eSPI_CS2#, and eSPI_CS3# Floating Following Initial eSPI Reset Deassertion

### 3.3 Specification Changes

No.	Specification Changes
	No specification changes for this revision of the specification update.

### 3.4 Specification Clarifications

No.	Specification Clarifications
1	xHCI D3 Exit Timing
2	SX_EXIT_HOLDOFF# Not Functional with eSPI Enabled
3	SATA Controller Support for Automatic Partial to Slumber Transition (APST) Feature
4	VCCRTC Voltage Requirement for G3 and Non-G3 State





## 4 Errata Details

<b>1</b>	<b>Intel Trace Hub Pipe Line Empty</b>
<b>Problem</b>	The Intel Trace Hub Pipe Line Empty bit (CSR_MTB_BAR, Offset 0xD4) for a given output port may be set while the Input Buffer Empty for the associated output port is not set. This will only happen when the capture Done signal is de-asserted by clearing the ForceCaptureDone bit (CSR_MTB_BAR, Offset 0xD8) is cleared or the StoreQual[0] signal is de-asserted by the Trigger Unit before the pipe line is empty, and the destination is either system memory or USB (DCI).
<b>Implication</b>	There may be valid trace data in the trace source input buffer which did not get sent to the destination (output port).
<b>Workaround</b>	None identified. CaptureDone should be cleared or de-asserted after the pipe line is empty.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>2</b>	<b>SATA Enclosure Management LED Messaging</b>
<b>Problem</b>	When sending a SATA enclosure LED message and all SATA ports are either idle or disabled, the PCH may not transmit the LED message due to an internal clock gating issue.
<b>Implication</b>	The LED status for SATA enclosure may be incorrect.
<b>Workaround</b>	None identified. Enclosure Management SW can poll the Enclosure Management (EM_CTL) - Offset 20h bit 8 register for a 0 value immediately before writing LED messages.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>3</b>	<b>eSPI SBLCL Register Bit Not Cleared by PLTRST#</b>
<b>Problem</b>	The IOSF-SB eSPI Link Configuration Lock (SBLCL) bit (offset 4000h, bit 27 in eSPI PCR space) is reset by RSMRST# assertion instead of PLTRST# assertion.
<b>Implication</b>	If the SBLCL bit is set to 1, software will not be able to access the eSPI device Capabilities and Configuration register in the reserved address range (0h - 7FFh) until RSMRST# asserts.
<b>Workaround</b>	If software needs to access the eSPI device reserved range 0h - 7FFh while SBLCL bit is set to 1, a RSMRST# assertion should be performed.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>4</b>	<b>S0ix Entry When Connecting a USB-C* Power Adapter</b>
<b>Problem</b>	Connecting a USB-C* power adapter to a PCH USB port may cause a race condition that can prevent the system from entering S0ix. This issue only occurs on designs where the USB-C Power Delivery (PD) implements Out Of Band (OOB) messaging to communicate with the PCH for port mapping.
<b>Implication</b>	The system may fail to enter S0ix.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>5</b>	<b>PCIe Clock and PCIe Reference Clock to Processor Maximum Rising/Falling Edge Rate and VCROSS</b>
<b>Problem</b>	The PCIe Clock Output signals (CLKOUT_PCIE_P/N) and PCIe reference clock signals to processor (CLKOUT_CPUPCIBCLK_P/N) may not meet the maximum Rising/Falling Edge Rate and VCROSS specifications as defined in the PCI Express Card Electromechanical Specification Revision 3.0, section 2.1.3, REFCLK AC Specifications.
<b>Implication</b>	There are no known functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>6</b>	<b>Integrated GbE Controller Reset on D3 Exit</b>
<b>Problem</b>	Upon GbE controller D3 exit, the GbE host driver performs a controller reset. During this reset, software accesses to the GbE MMIO registers may not complete.
<b>Implication</b>	The system may hang. <i>Note:</i> This erratum has only been observed in a synthetic environment.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>7</b>	<b>xHCI Link Protocol Field Value - USB 3.2 Gen 1x2 and 2x2</b>
<b>Problem</b>	The xHCI Host Controller reports the value of 0h for the Link Protocol (LP) bits [15:14] in register XECP_SUPP_USB3_6 (MMIO offset 8038h) and XECP_SUPP_USB3_7 (MMIO offset 803Ch), which does not meet the xHCI specification revision 1.2.
<b>Implication</b>	There are no known functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



<b>8</b>	<b>USB VTIO Device Capabilities Field Length</b>
<b>Problem</b>	The xHCI spec version 1.2 defines the PCI Express Capability structure offset 04h Device Capabilities (DVSEC) field to be 8 bytes. The USB Virtualization Based Trusted IO (VTIO) Management controller implements the DVSEC field as 12 bytes.
<b>Implication</b>	A USB controller driver may not be able to enable the USB VTIO controller.
<b>Workaround</b>	None identified. To mitigate this erratum, an Independent Software Vendor could account for the field length in the USB controller driver.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>9</b>	<b>xHCI Force Header Command</b>
<b>Problem</b>	When USB 3.2 Gen 2x2 capability is enabled, the xHCI controller fails to execute the Force Header Command.
<b>Implication</b>	xHCI CV TD4.12 - Force Header Command Test may report an error. Intel has obtained a waiver for TD 4.12. <i>Note:</i> The Force Header Command is only used by the USB-IF Command Verifier (xHCI CV) tool for device testing. There are no known functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>10</b>	<b>Ring Oscillator Calibration</b>
<b>Problem</b>	The PCH contains a ring oscillator calibration circuit to stabilize internal clocks across voltage and temperature changes. During operation, noise from the calibration circuit may cause the PCH internal clocks to deviate from expected frequency.
<b>Implication</b>	If the PCH internal clocks deviate from expected frequency, several unexpected behaviors may occur including system shutdown, system hang, or device detection issues.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>11</b>	<b>USB 3.2 Gen 1x2 Incorrect Retry Request</b>
<b>Problem</b>	If a USB 3.2 Gen 2x2 device is operating at USB 3.2 Gen 1x2 speed and the device initiates a new data packet transfer within 6 idle symbols of a short packet completion, the xHCI controller may incorrectly send a retry request for the data packet with no host error bit set.
<b>Implication</b>	The data packet transfer from the device may stall and may require software to retry the data transfer request. <i>Note:</i> This issue has only been observed in a synthetic test environment. USB 3.2 Gen 2x2 devices will only operate at USB 3.2 Gen 1x2 speed due to signal degradation on the link.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>12</b>	<b>PCH and Processor Sync Error During C8 Entry</b>
<b>Problem</b>	Due to an Internal PMC logic issue, the PCH and processor may become out of sync during C8 entry flow.
<b>Implication</b>	The system may hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>13</b>	<b>USB Audio Offload Traffic with Full-Speed Device Behind Hub</b>
<b>Problem</b>	If USB audio offload is enabled for a USB Full-Speed Isochronous audio device connected behind a USB 2.0 or later hub and there is an active concurrent bulk transfer to another device on any port of the xHCI controller or behind the hub, the controller may stall the offloaded audio traffic and a split transaction error may occur.
<b>Implication</b>	The USB audio offload playback may stop. Audio may be recovered if the audio stream is paused and restarted, the audio device is removed and reconnected, or the audio application is restarted.
<b>Workaround</b>	None identified. A mitigation for this erratum is available with Intel® Smart Sound Technology version 10.29.00.5574 or later for systems with Microsoft Windows* 11 OS Release, or Intel Smart Sound Technology version 10.29.00.7767 or later for systems with Microsoft Windows 10 OS Release. This mitigation will disable audio offload functionality for USB audio devices connected behind a hub.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



<b>14</b>	<b>SLP_A# Minimum Assertion Width Timer During G3 Exit</b>
<b>Problem</b>	Setting the Disable SLP_X Stretching After SUS Well Power Up (DIS_SLP_X_STRCH_SUS_UP) bit (offset 1020h, bit 12 in PMC_MMIO space) to 1 does not disable the SLP_A# Minimum Assertion Width (SLP_A_MIN_ASST_WDTH) timer (offset 1020h, bit 17 and 16 in PMC_MMIO space).
<b>Implication</b>	G3 exit duration may be extended by the value programmed in the SLP_A_MIN_ASST_WDTH register.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>15</b>	<b>xHCI Truncated Packet Detection with DPPABORT OS Framing</b>
<b>Problem</b>	The xHCI controller may not detect truncated packets from USB 3.2 Gen 1x1 hubs that send a truncated upstream packet with DPPABORT OS (Data Packet Payload Abort Order Set) framing.
<b>Implication</b>	A USB device connected behind a USB 3.2 Gen 1x1 Hub with this behavior may become unresponsive and require re-enumeration.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>16</b>	<b>xHCI Force Header Command Incorrect Return Code</b>
<b>Problem</b>	The xHCI controller does not return the correct completion code for the Force Header Command as defined in the Section 4.6.16: Force Header of the eXtensible Host Controller Interface for Universal Serial Bus (xHCI) Requirements Specification, Revision 1.2.
<b>Implication</b>	xHCI CV TD4.12 - Force Header Command Test may report an error. Intel has obtained a waiver for TD 4.12. The Force Header Command is only used by the USB-IF Command Verifier (xHCI CV) tool for device testing. There are no known functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



<b>17</b>	<b>USB 2.0 Device Interrupt IN Endpoint Split Transaction Error</b>
<b>Problem</b>	When a USB Full-speed or Low-speed (with an Interrupt IN Endpoint) device is connected behind a USB hub, and a USB bulk device is also connected to any port on the xHCI controller, a split transaction error may occur on the USB Full-speed or Low-speed device.
<b>Implication</b>	The USB Controller driver may reset the USB Full-speed or Low-speed Interrupt IN Endpoint. The observed behavior is USB device specific. For example, a delay in response may be observed from a Low-speed USB mouse or keyboard device.
<b>Workaround</b>	A BIOS code change has been identified and may be implemented as a workaround for this erratum. For a more power optimized solution, a xHCI controller driver may dynamically clear the xHCI MMIO offset 0x8144 bit 8 when a USB Full-speed or Low-speed device is not connected behind a USB Hub, and ensure the bit is set as configured by the BIOS.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>18</b>	<b>Processor C-States with USB Full-speed or Low-speed Device Hotplug</b>
<b>Problem</b>	When doing a hotplug on a USB hub with two or more USB Full-speed or Low-speed devices each with a 1 ms service interval interrupt endpoint, a race condition may occur between the PMC and the xHCI controller.
<b>Implication</b>	The processor may fail to enter C3 or deeper package C-States. <i>Note:</i> This erratum has only been observed in a synthetic environment.
<b>Workaround</b>	None identified. This condition is recovered after the xHCI controller has successfully entered D3.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>19</b>	<b>Leakage Current from VCCPRIM_1P8 Power Rail</b>
<b>Problem</b>	When the VCCPRIM_1P8 is off and the VCCPRIM_3P3 is powered on during G3 to S5, there may be a leakage current from the VCCPRIM_3P3 power rail to VCCPRIM_1P8 power rail.
<b>Implication</b>	The leakage voltage may be observed on VCCPRIM_1P8 power rail. There is no known functional or reliability impact.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>20</b>	<b>USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</b>
<b>Problem</b>	On USB 3.2 Gen 1x1 only capable ports, including ports configured as USB 3.2 Gen 1x1 by soft strap, the xHCI controller may send only 15 LFPS signals instead of a burst of 16 LFPS signals as specified by the USB 3.2 specification.
<b>Implication</b>	There are no known functional implications due to this erratum. LFPS handshake requires the receiver link partner to only detect two LFPS signals. This issue may impact the SuperSpeed compliance test case, which checks for the 16 LFPS burst requirements: TD6.4, TD6.5, and TD7.31.



<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>21</b>	<b>G3 Current Specification on VCCRTC Rail</b>
<b>Problem</b>	The PCH VCCRTC current draw during the G3 state may exceed the maximum current specification of 6 $\mu$ A, as documented in the <i>Intel® 500 Series Chipset Family Platform Controller Hub Datasheet – Volume 1 of 2</i> ( <a href="#">Document number: 635218</a> ).
<b>Implication</b>	PCH units may experience VCCRTC rail current draw during the G3 state up to 8 $\mu$ A. Platform implications are platform design specific.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>22</b>	<b>Timed GPIO Event May Have a Mismatched Time Stamp</b>
<b>Problem</b>	When a Timed GPIO event is counted in the Event Counter Capture (TGPIOECCV) register (offset 1238h, bits 31 to 0 in PWRMBASE space), the Time Capture (TGPIOTCV) register (offset 1230h, bits 31 to 0 in PWRMBASE space) value is not immediately updated after that event is counted.
<b>Implication</b>	A Timed GPIO event may have a mismatched time stamp.
<b>Workaround</b>	None identified. A Timed GPIO driver can partially mitigate for this erratum by detecting that a TGPIOECCV register change has occurred without a TGPIOTCV register change, and then repeatedly re-read the TGPIOTCV register until a change occurs.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>23</b>	<b>eSPI_CS1#, eSPI_CS2#, and eSPI_CS3# Floating Following Initial eSPI Reset Deassertion</b>
<b>Problem</b>	During Deep Sx exit or booting from G3 state, eSPI_CS1#, eSPI_CS2#, and eSPI_CS3# are momentarily high impedance and may float low following the initial eSPI_RESET# deassertion.
<b>Implication</b>	Due to this erratum, unexpected system behavior may occur on systems with more than one eSPI device.
<b>Workaround</b>	Implement 10 k $\Omega$ external pull-Up resistors to the VCCPRIM_1P8 voltage rail on eSPI_CS1#, eSPI_CS2#, and eSPI_CS3#.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



## **5**      ***Specification Changes***

---

There are no specification changes in this revision of the Specification Update.

**§ §**

## 6 Specification Clarification

<b>1</b>	<b>xHCI D3 Exit Timing</b>																		
	<p>Add the following text to the <i>Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Datasheet Volume 2 of 2</i> (Document Number: <a href="#">636174</a>) in the Power Management Control/Status (PM_CS) register summary, bits 1:0, 'PowerState (POWERSTATE)' field description section:</p> <p><b>"Software should wait for 100 ms before requesting the xHCI controller to re-enter D3 after a D3 exit."</b></p>																		
<b>2</b>	<b>SX_EXIT_HOLDOFF# Not Functional with eSPI Enabled</b>																		
	<p>Add the following note to the <i>Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Datasheet, Volume 1 of 2</i> (Document Number: <a href="#">635218</a>) in the SX_EXIT_HOLDOFF# Signal Description in the Power Management chapter Signal Description section:</p> <p><b>"When eSPI is enabled, the flash sharing functionality using SX_EXIT_HOLDOFF# is not supported, but the pin still functions to hold off Sx exit after SLP_A# de-assertion."</b></p>																		
<b>3</b>	<b>SATA Controller Support for Automatic Partial to Slumber Transition (APST) Feature</b>																		
	<p>Add the following note to the <i>Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Datasheet, Volume 2 of 2</i> (Document Number: <a href="#">636174</a>) in the HBA Capabilities Extended (GHC_CAP2) register summary, bit 2, 'Automatic Partial to Slumber Transitions (APST)' field description section:</p> <p><b>"BIOS should set this bit to 0 as APST is not supported."</b></p>																		
<b>4</b>	<b>VCCRTC Voltage Requirement for G3 and Non-G3 State</b>																		
	<p>Update the following table row to the <i>Intel® 500 Series Chipset Family Platform Controller Hub (PCH) Electrical and Thermal Specifications</i> (Document number: <a href="#">619122</a>) in the VCCRTC section of Power Rails Spec sheet:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Symbol</th> <th style="text-align: center;">Parameter</th> <th style="text-align: center;">Minimum</th> <th style="text-align: center;">Nominal</th> <th style="text-align: center;">Maximum</th> <th style="text-align: center;">Unit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">VCCRTC</td> <td style="text-align: center;">RTC Well Supply (non-G3)</td> <td style="text-align: center;">3.135</td> <td style="text-align: center;">3.3</td> <td style="text-align: center;">3.465</td> <td style="text-align: center;">V</td> </tr> <tr> <td style="text-align: center;">VCCRTC</td> <td style="text-align: center;">RTC Well Supply (G3)</td> <td style="text-align: center;">2.0</td> <td style="text-align: center;">3.0</td> <td style="text-align: center;">3.465</td> <td style="text-align: center;">V</td> </tr> </tbody> </table>	Symbol	Parameter	Minimum	Nominal	Maximum	Unit	VCCRTC	RTC Well Supply (non-G3)	3.135	3.3	3.465	V	VCCRTC	RTC Well Supply (G3)	2.0	3.0	3.465	V
Symbol	Parameter	Minimum	Nominal	Maximum	Unit														
VCCRTC	RTC Well Supply (non-G3)	3.135	3.3	3.465	V														
VCCRTC	RTC Well Supply (G3)	2.0	3.0	3.465	V														

